

## DIGITAL LOGIC DESIGN

<b>Course Code</b>	19EC3401	<b>Year</b>	II	<b>Semester</b>	II
<b>Course Category</b>	Program Core	<b>Branch</b>	ECE	<b>Course Type</b>	Theory
<b>Credits</b>	3	<b>L-T-P</b>	3-0-0	<b>Prerequisites</b>	Nil
<b>Continuous Internal Evaluation</b>	30	<b>Semester End Evaluation</b>	70	<b>Total Marks</b>	100

---

Course Outcomes	
Upon successful completion of the course, the student will be able to	
<b>CO1</b>	Compare the various features of Binary codes.
<b>CO2</b>	Simplify Boolean functions using K-map & implement them using Logic gates
<b>CO3</b>	Design and Realize various Combinational circuits for the given specifications
<b>CO4</b>	Analyze and Design Clocked Sequential circuits
<b>CO5</b>	Construct Logic gates using CMOS

---

Contribution of Course Outcomes towards achievement of Program Outcomes & Strength of correlations (3-High, 2: Medium, 1:Low)														
COs	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
<b>CO1</b>	3	3	2	2	2							1	2	1
<b>CO2</b>	3	3	2	2	2							1	2	1
<b>CO3</b>	3	3	2	2	2							1	2	1
<b>CO4</b>	3	3	2	2	3							1	2	1
<b>CO5</b>	3	3	2	2	3							1	2	1

---

Syllabus		
Unit No.	Contents	Mapped CO
I	<b>Binary Codes:</b> Signed Binary Numbers, Complements, Binary Codes, Error detection and correction code, Binary Logic. <b>Boolean Algebra:</b> Basic definitions, Axiomatic definition of Boolean algebra, Basic theorems and properties of Boolean algebra, Boolean functions, Canonical and standard forms, Digital logic gates.	CO1
II	<b>Simplification of Boolean functions:</b> The map method, Four-variable map, Five-variable map, Tabulation Method, Product of sums simplification, Don't-care conditions, NAND and NOR implementation, Exclusive-or function. .	CO2
III	<b>Combinational Logic:</b> Combinational circuits, Analysis procedure, Design procedure, Binary Adder- Subtractor, Decoders, Encoders, Multiplexers, De-Multiplexer <b>Memories:</b> Random-access memory, Memory decoding, Read-only memory.	CO3
IV	<b>Synchronous Sequential Logic:</b> Sequential circuits, Latches, Flip-Flops, Analysis of clocked sequential circuits, State reduction and assignment, Design procedure	CO4
V	<b>Registers and Counters:</b> Registers, Shift registers, Ripple counters, Synchronous Counters, Ring counter. <b>Digital</b>	CO5

<b>Integrated circuits:</b> Special characteristics, Complementary MOS (CMOS), CMOS transmission gate circuits.	
---	--

---

<b>Learning Resources</b>
---------------------------

<b>Text Books</b>
-------------------

1. Michael D. Ciletti, M. Morris Mano, Digital Design, 4/e. Pearson Education, 2007.
--

<b>Reference Books</b>
------------------------

- |  |
|--|
| 1. ZviKohavi, Switching and Finite Automata Theory, 2/e, Tata McGraw-Hill Education, 2008.                                       |
| 2. John F. Wakerly, Digital Design Principles and Practices, 4/e, Pearson Education, 2008.                                       |
| 3. Frederick J. Hill and Gerald R. Peterson, Introduction to Switching Theory and Logic Design, 3/e, John Willey and Sons, 1981. |
| 4. Charles Roth, Jr., Larry Kinney, Fundamentals of Logic Design, 7/e, Cengage Learning, India, 2013.                            |

<b>e- Resources &amp; other digital material</b>
--

- |  |
|--|
| 1. <a href="http://www.ece.ubc.ca/~saifz/eece256.html">http://www.ece.ubc.ca/~saifz/eece256.html</a>   |
| 2. <a href="http://nptel.iitm.ac.in/courses/Webcourse-contents/IIT%20Guwahati/digital_circuit/frame/index.html">http://nptel.iitm.ac.in/courses/Webcourse-contents/IIT%20Guwahati/digital_circuit/frame/index.html</a> |

---